高抗电源噪声的低时钟抖动VCO设计
蔡敏 王冬春
Design of Low-Clock Jitter VCO with Strong Ability of Rejecting Power Supply Noise
Cai Min Wang Dong-chun
华南理工大学学报(自然科学版) . 2009, (9): 67 -70,81 .