华南理工大学学报(自然科学版) ›› 2017, Vol. 45 ›› Issue (3): 42-47.doi: 10.3969/j.issn.1000-565X.2017.03.006

• 电子、通信与自动控制 • 上一篇    下一篇

基于a- IGZO TFTs 的低功耗D 触发器设计

姚若河 林少龙   

  1. 华南理工大学 电子与信息学院,广东 广州 510640
  • 收稿日期:2016-05-29 修回日期:2016-10-25 出版日期:2017-03-25 发布日期:2017-02-02
  • 通信作者: 姚若河( 1961-) ,男,教授,博士生导师,主要从事集成电路系统设计、半导体物理及器件研究. E-mail:phryao@scut.edu.cn
  • 作者简介:姚若河( 1961-) ,男,教授,博士生导师,主要从事集成电路系统设计、半导体物理及器件研究.
  • 基金资助:

    国家自然科学基金资助项目( 61274085) ; 广东省科技计划项目( 2015B090909001)

Design of a Low-Power Consumption D Flip - Flop on the Basis of a-IGZO TFTs

YAO Ruo-he LIN Shao-long   

  1. School of Electronic and Information Engineering,South China University of Technology,Guangzhou 510640,Guangdong,China
  • Received:2016-05-29 Revised:2016-10-25 Online:2017-03-25 Published:2017-02-02
  • Contact: 姚若河( 1961-) ,男,教授,博士生导师,主要从事集成电路系统设计、半导体物理及器件研究. E-mail:phryao@scut.edu.cn
  • About author:姚若河( 1961-) ,男,教授,博士生导师,主要从事集成电路系统设计、半导体物理及器件研究.
  • Supported by:
    Supported by the National Natural Science Foundation of China( 61274085) and the Science and Technology Research Projects of Guangdong Province( 2015B090909001)

摘要: 设计了一个基于Pseudo-CMOS 逻辑门的低功耗异步复位D 触发器电路. 该D 触发器全部由n 型a-IGZO TFTs( 薄膜晶体管) 构成,采用动态负载替代Pseudo-CMOS 拓扑中的二极管连接负载,通过减少电路导通的概率来降低静态功耗. 电路的输出级为锁存器,通过反馈通路减少由动态负载造成的输出摆幅降低对延迟的影响. 将该D 触发器应用于环行移位寄存器的设计中,结果表明,该触发器电路可有效降低或非门逻辑电路中的静态功耗.  

关键词: 薄膜晶体管, D 触发器, 动态负载, 移位寄存器

Abstract:

Proposed in this paper is a low-power consumption D flip-flop circuit with asynchronous reset on the basis of Pseudo-CMOS logic gates,which consists of n-type a-IGZO TFTs ( Thin Film Transistors) ,replaces the diodeload in Pseudo-CMOS topology with dynamic load,and decreases the static power consumption by reducing the conduction probability of the circuit.The output stage of the circuit is a latch,and the effect of dynamic loadcaused output swing decrement on the delay is reduced through a feedback path.The proposed D flip-flop is then applied to the design of a ring shift register.The results show that the trigger circuit can reduce the static power consumption in NOR gate logic circuit effectively.

Key words: thin film transistor, D flip-flop, dynamic load, shift register

中图分类号: